Introduction {#Sec1}
============

An emerging new two-dimensional (2D) material is metal tin dichalcogenides, which have a layered structure composed of an earth-abundant compound solid. It is currently being considered as a promising candidate for flexible and heterostructured electronics^[@CR1]--[@CR3]^. Remarkably, the tin-based chalcogenide alloy SnS~2−x~Se~x~ shows a broad modification of the band gap with a selenium composition (for example, 2.07 eV and 0.97 eV for SnS~2~ and SnSe~2~, respectively)^[@CR4]--[@CR6]^, which provides new possibilities for optoelectronics^[@CR7]^. Only a few studies have investigated the mechanical characteristics of tin dichalcogenides so far. However, the covalently bonded SnS~2−x~Se~x~ alloy has shown that its lattice structure has a hexagonal CdI~2~-type, analogous to the widely investigated molybdenum disulfide (MoS~2~); this led us to expect that the alloy would have a higher strain limit than that of ionic-bonded bulk semiconductors^[@CR8]^. Moreover, Mitzi *et al*. demonstrated that the soluble semiconducting SnS~2−x~Se~x~ can offer solution-processed thin films, making the integration of polymer substrate accessible^[@CR1]^. All of these properties give this type of material great potential to meet the criteria for wearable and flexible devices^[@CR8]^.

Pan *et al*. investigated an SnS~2−x~Se~x~ crystal-based thin film transistor (TFT) under different x-contains, finding that the current on/off ratio was heavily decreased in the selenium-rich channel because of its large electron concentration^[@CR9]^. This has motivated significant efforts to investigate the SnS~2~ crystal for field-effect transistors (FETs)^[@CR10],[@CR11]^ and photodetector applications^[@CR12]--[@CR14]^. For instance, an SnS~2~ nano-membrane FET with universal back-gated device geometry reported by De *et al*. exhibited a high switching ratio of up to 10^6^ and a poor subthreshold swing (SS)^[@CR11]^. Other works have confirmed this finding and further shown that the SS parameter was typically observed in dozens of volts per decade range. The device architecture in the form of a top-gated FET capped by a high-κ Al~2~O~3~ layer demonstrated similar subthreshold swing values approximately 10 V/decade^[@CR10]^. It is believed that the trapped charges located between 2D and conventional oxide significantly influence the quality of the interface. Because layered solid crystals lack dangling bonds, the materials provide primary advantages in building heterostructures that combine diverse 2D layers into a three-dimension^[@CR15]^. However, no study has yet reported research of transistors encapsulated by a wide band-gap 2D dielectric (5--7 eV)^[@CR16],[@CR17]^ that is a hexagonal boron nitride (hBN) with an integrated high-quality SnS~2~ nanosheet.

In this study, we construct a multi-layered SnS~2~ channel device incorporating hBN as a gate dielectric. Taking a different approach from other published works, the proposed transistors have a locally gated geometry instead of using universal silicon back-gating. We report a substantial improvement of the SS parameter of the device and characterize the effect of the Schottky-limited metal/semiconductor contact to describe the thermally activated transport. Furthermore, for the phototransistor, we also include the photoelectric behavior of the light-exposed SnS~2~. It appears that the SnS~2~ crystal responds to a wide range of photon spectra.

Results {#Sec2}
=======

Figure [1a](#Fig1){ref-type="fig"} schematically illustrates the device geometry of the proposed SnS~2~/hBN transistors, where atomically flat hBN acted as the gate dielectric^[@CR18]^ and a multi-layered SnS~2~ nanosheet was used as the carrier transport layer. Constructing the bottom encapsulation of hBN is beneficial because the SnS~2~ layer is far from the underlying potential fluctuation (SiO~2~ substrate). Our recent investigation showed that the interface trap sites located at the 2D/SiO~2~ interface could represent more than 10^12^ states/cm^2^eV^[@CR19]^. Because contamination should be avoided during the fabrication process, we used a polymer-incorporated Scotch-tape residual-free technique to minimize the use of chemical solvents. In contrast to the wet transfer method described in other reports, this technique has the ability to control the interface trap state D~IT~ down to the 10^10^ states/cm^2^eV range for a suspended 2D channel structure^[@CR19]^. In this work, we fabricated more than five SnS~2~ devices with typical S/D dimensions: a channel length/width (L/W) ratio of 0.3 and a gate lead with a width of 5 μm. Optical images of the step-by-step preparation of the hetero-structured device are depicted in Fig. [1b](#Fig1){ref-type="fig"}. The as-made devices were subsequently characterized via atomic force microscope (AFM) analysis to quantify the thickness of the hBN dielectric and the SnS~2~, as illustrated in the left inset of Fig. [1c](#Fig1){ref-type="fig"}. The AFM cross-sectional profiles labeled *line A* (black) and *line B* (red) indicate a clear overlap between the channel area and the local gate, as illustrated in Fig. [1c](#Fig1){ref-type="fig"}. For the material characterization, the Raman spectra of the as-exfoliated SnS~2~ exhibit two non-degenerated scattering modes, with the out-of-plane A~1g~ mode located at 320.6 cm^−1^ and the weak in-plane E~g~ peak located at 213.5 cm^−1^ (see the Supplementary, Fig. [S1](#MOESM1){ref-type="media"}) under room temperature (see Fig. [2a](#Fig2){ref-type="fig"}, left). The data are in agreement with those of previous works^[@CR20],[@CR21]^. On the other hand, in-plane mode, E~2g~ of hBN is displayed in Fig. [2a](#Fig2){ref-type="fig"} right in consistent with other literature (The full Raman spectra of the heterojunction area can be seen in Fig. [2b](#Fig2){ref-type="fig"})^[@CR22]^.Figure 1(**a**) 3D schematic representation of a bottom-gated SnS~2~/hBN heterostructure transistor. The high-quality hBN insulator proves to be an ultra-flat surface acting as a substrate for the precisely aligned SnS~2~ layer. (**b**) Optical images of the deposition of the hBN flake on the gold gate (left), the transfer of SnS~2~ (thickness typically in 1--30 nm range) onto the top of the hBN (middle), and the defined metal leads for source/drain contact (right). (**c**) The height profiles for lines A and B acquired from the AFM image (inset, left) of the device. The scale bar is 5 μm. Inset (right): 3D topography for the hBN on the SiO~2~, showing about a 30 nm thickness.Figure 2(**a**) Raman spectra of the multi-layered SnS~2~ (left panel) and the hBN (right panel). From the data, the Raman peaks for SnS~2~ and hBN occur respectively at 320.6 and 1372.4 cm^−1^. (**b**) Raman signal taken in the SnS~2~/hBN heterostructure region, showing peaks for the A~1g~ mode of SnS~2~ and E~2g~ mode of hBN. Insets: Raman frequency mapping image displaying the E~2g~ peak intensity (left) and the A~1g~ peak intensity (right), respectively, for hBN and SnS~2~. The scale bar is 5 μm.

Next, we proceed to examine the SnS~2~ channel TFTs and the influence of the hBN on the SS performance. Figure [3a](#Fig3){ref-type="fig"} shows the drain current I~DS~ behavior of the devices as a function of the gate voltage V~G~ under a constant drain voltage V~DS~ of 0.7 V, exhibiting an SS of 585 mV/decade in a 30-nm-thick hBN inserted device. The different drain voltages also revealed similar subthreshold swing slope characteristics (see Supplementary, Fig. [S2a](#MOESM1){ref-type="media"}). This value is one order of magnitude smaller than that of a high-κ (Al~2~O~3~) covered SnS~2~ transistor (in a top-gated configuration)^[@CR10]^. It is well known that SS = ln(10)(k~B~T/e)(1 + η) and η = (C~D~ + C~IT~)/C~BN~, where k~B~ is the Boltzmann constant, T is the absolute temperature, e is the elemental charge, C~D~ is the depletion capacitance, C~IT~ = e^2^D~IT~ is the interface trap capacitance, and C~BN~ is the bottom-gate capacitance^[@CR19]^. Thus, our devices demonstrated a factor η ≈ 8. Despite implications that high-quality SnS~2~/hBN contact is indicated, the research has not yet fully explained how the interfacial quality is correlated with the electronic characteristics, especially for a gate stack. Nonetheless, we attribute such SS enhancement to the highly coupled interface with negligible chemical residues. Hysteretic effect in I~DS~-V~G~ characteristics often reflects the quality of channel/dielectric junction. The interfacial quality was further confirmed by the forward and backward direction sweeping of I~DS~ − V~G~ transfer curves which results a negligible hysteresis by amount of \<200 mV as displayed in Fig. [S2b](#MOESM1){ref-type="media"}. Consistent results were observed in all of the samples with current switching ratios in the 10^4^ to 10^5^ range and n-type conduction, as described in the literature^[@CR9],[@CR11],[@CR13]^. The transconductance g~M~ defined by dI~DS~/dV~G~ displays a maximum value of \~0.12 μS at V~DS~ = 0.7 V, as displayed in the inset of Fig. [3b](#Fig3){ref-type="fig"}. An important figure of merit of the transistor field-effect mobility μ~FE~ is determined by the relationship μ~FE~ = g~M~/C~BN~V~DS~ × (L/W), where C~BN~ = ε~BN~ε~0~/d~BN~ (d~BN~ = 30 nm is the thickness of the hBN layer and ε~BN~ = 3--4 is the dielectric constant of the hBN)^[@CR23]^. As a result, μ~FE~ is calculated to be 0.1--0.5 cm^2^/Vs, comparable to those of single-layered MoS~2~ (0.1--10 cm^2^/Vs range)^[@CR24]^. It should be note that different growth method commonly influences the electrical properties of SnS~2~ crystal. Song *et al*.^[@CR10]^, De *et al*.^[@CR11]^ and Ahn *et al*.^[@CR33]^ reported the mobility of approximately 1--2 cm^2^/Vs from SnS~2~ grown by vapor transport technique. However, the SnS~2~ solid crystal prepared by vertical Bridgman technique have showed poor mobility around 0.1 cm^2^/Vs^[@CR13]^. Beside contact engineering and dielectric interface improvement, the material's mobility seems influenced by growth method of SnS~2~.Figure 3(**a**) Semi-log (left axis, red) and linear (right axis, blue) scale I~DS~--V~G~ transfer characteristics of the multi-layered SnS~2~ transistor biased at V~DS~ = 0.7 V. The device exhibited an SS as low as 585 mV/decade and an on/off ratio of approximately 10^5^ at room temperature. (**b**) I~DS~--V~DS~ output curves for various applied gate bias values from −3 to 3 V. The region in the black circle shows the nonlinear property. Inset: transconductance versus bottom-gate voltage at V~DS~ = 0.7 V, resulting in a maximum g~M~ peak of 0.12 μS. (**c**) The extracted activation energy as a function of applied gate voltage. The Schottky barrier height is evaluated to be 135 meV for the Ni/SnS~2~ interface. Inset: I-V characteristics under small V~DS~ bias.

To establish efficient carrier injection from outside (e.g., S/D metal), which is needed to enhance the device performance, the contact issues have been preliminarily investigated for the MoS~2~ system, and several novel approaches have been suggested^[@CR25]^. So far, the ohmic contact formation for SnS~2~ materials is still unclear. Nevertheless, a linear increment in I~DS~ can be observed for different V~G~ bias conditions, suggesting an ohmic-like contact at the nickel/SnS~2~ junction at a small V~DS~ bias range, as depicted in the inset of Fig. [3c](#Fig3){ref-type="fig"}. However, an ambiguous result emerges when the V~DS~ is extended to a few voltages (quasi-linear region, before current saturation): a slightly nonlinear dependence of I~DS~ is found (indicated by the black circle) in I~DS~--V~DS~ output characteristics of the SnS~2~ device, as shown in Fig. [3b](#Fig3){ref-type="fig"}. We attribute this nonlinear behavior to the rise of the Schottky barrier height, eϕ~SB~ because a contact mismatch occurs between the high work function, W~F~ of nickel metal (W~F~ = 5.2 eV)^[@CR26]^ and the electron affinity, eχ~s~ of SnS~2~ (eχ~s~ = 5.0 eV)^[@CR27]^. Owing to the similarity in crystal structure and chalcogenide compound compared with MoS~2~ layered material, similar consequences could be expected for other 2D systems. To better address this point, we measured the temperature-dependent I--V characteristics as temperature varied from 300 to 410 K (Supplementary Information, Fig. [S3](#MOESM1){ref-type="media"}). Carrier transport across a metal--semiconductor barrier involves a quantum mechanical tunneling and a thermionic-emission process, so that the devices measured at high temperature regime allowed suppression of the tunneling current contribution^[@CR25]^. At a high temperature regime, an expression similar to the Arrhenius equation and also known as thermally activated transport model can be derived as g~DS~ = g~0~exp(−E~A~/k~B~T), where g~DS~ = dI~DS~/dV~DS~ is the conductance, and g~0~ is the fitting parameter^[@CR19],[@CR25]^. The conductance g~DS~ fitted with this equation is depicted in Fig. [S3b](#MOESM1){ref-type="media"} (see Supplementary Information). The activation energy E~A~ as a function of V~G~ acquired from Fig. [S3b](#MOESM1){ref-type="media"} is illustrated in Fig. [3c](#Fig3){ref-type="fig"}. In this plot, we can determine a 135 meV of eϕ~SB~ for Ni/SnS~2~ contact by evaluation of the starting point of deviation from the linear response by following Radisavljevic and Kis^[@CR28]^. Such Schottky barrier determination is based on activation energy measurement. The details of the evaluation method of ϕ~SB~ can be found in other literatures^[@CR28],[@CR29]^ as well as our previous pulications^[@CR19],[@CR25]^. A measured E~A~ = 0.18 eV at zero V~G~ generally indicates the position of the impurity donor level with respect to the conduction band of SnS~2~, and the activation energy is close to the value of 0.14 eV reported by Pan *et al*. and the value of 0.13 eV reported by De *et al*.^[@CR9],[@CR11]^.

Figure [4a](#Fig4){ref-type="fig"} shows the I--V transfer curves with (photon energy of 2.48 eV, green line) and without (dark state, black line) monochromatic light illumination at V~DS~ = 0.1 V. The current under illumination I~ILL~, defined as I~ILL~ = I~PH~ + I~DA~ (I~PH~ and I~DA~ are the photocurrent and dark current, respectively), exhibits a dramatic I~DS~ increment of the SnS~2~ phototransistor in both the on and off states of the device, whereas the incident light with an intensity of 23.5 μW has about a 30-fold influence in the off-state and 2-fold in the on-state. With light illumination on different states of the device (on-and off-states), the devices exhibit different photocurrent response. Lowering the Schottky barrier (on-state), an additional photocurrent excited by photo-induced band-to-band transition contributes to the drain current. Raising the Schottky barrier (off-state) restricts the dark current, resulting in a more pronounced photocurrent extraction. Therefore, we carefully conclude that photo-excited carrier transport primarily dominates over the thermionic and tunneling current, which is in agreement with other publications^[@CR30],[@CR31]^. We found that the effective transconductance g~'\ M~ of the SnS~2~ channel under light illumination showed clear increasement compared to the dark state, as depicted in the inset of Fig. [4a](#Fig4){ref-type="fig"}. The SnS~2~ phototransistor was further exposed to different monochromatic lights ranging in λ from 500 to 1000 nm, representing the series photo-induced I--V transfer properties at the on-state of the device with V~DS~ = 0.1 V, as displayed in Fig. [4b](#Fig4){ref-type="fig"}. Electron-hole pair generation by optical means usually requires an incident photon energy close to the band gap of the multi-layered SnS~2~. Interestingly, the device weakly responds to light with a long λ (such as 600 nm, corresponding to 2.07 eV), implying an extrinsic type of the phototransistor with a defect-assisted energy level introduced. This effect can be explained by the defect-level involvement of the band gap of SnS~2~; the transition between the defect-level and the conduction/valence band edge can contribute to I~PH~^[@CR29]^. Photoresponsivity, R~PH~ is an important metric of the phototransistor and is estimated by I~PH~/P~L~, where P~L~ is the optical power (see Fig. [S4](#MOESM1){ref-type="media"}) and the broad spectral response is shown in Fig. [4c](#Fig4){ref-type="fig"}. In this photoresponsivity calculations, calibration of device's active area is excluded. The device performance exhibits an R~PH~ of 0.47--0.65 mA/W at the visible light range and is reduced to 0.33 mA/W at infrared due to the weak light absorption with an applied gating of 7 V. The measured R~PH~ as function of V~G~ is given in Fig. [S4a](#MOESM1){ref-type="media"}. The responsivity of SnS~2~/hBN devices is lower than that of MoS~2~ based phototransistor (over 343 A/W)^[@CR30]^, but it is higher than that in a SnS~2~ nanosheet photodetector reported by Tao *et al*. (around 1.13 × 10^−3^ mA/W under 532 nm photon wavelength)^[@CR32]^ and vapor transport synthesized SnS~2~ crystal reported by Ahn *et al*. (within 0.1--1 mA/W range)^[@CR33]^. Alternatively, optical characteristics of SnS~2~ could be highly improved by synthesis technique, such as chemical vapor deposition (CVD) for minimizing sulfur vacancy. Yang *et al*. reported that the SnS~2~ flake photodetectors prepared by CVD method archive significant improvement in photoresponsivity exceeding 1.19 A/W at 400 nm light^[@CR34]^. Analogues to MoS~2~ crystal fabrication, different growth process may create different amount of sulfur vacancy in SnS~2~ which have great impact on photodetector application as discussed by Xie *et al*. (details see their publication)^[@CR35]^. Therefore, we believe that extrinsic type of device with wide spectral response is probably due to sulfur vacancy induced deep states near bottom of conduction band.Figure 4(**a**) Semi-log I~DS~--V~G~ transfer characteristics of the SnS~2~-based phototransistor for the dark state and for 500 nm wavelength illuminated curves at V~DS~ = 0.1 V. Inset: the effective transconductance of the device as a function of gate voltage. Black and red curves are the device under dark condition and 500-nm-wavelength light exposure, respectively. (**b**) Linear scale of transfer curves for different wavelengths (ranging from 500 to 1000 nm) in the accumulation region. (**c**) Photoresponsivity and detectivity of the device as functions of wavelength at V~DS~ = 0.1 V, showing a maximum R~PH~ of 0.65 mA/W.

Another key parameter is the detectivity, D^\*^ which is the reciprocal of the noise equivalent power, given by D^\*^ = R~PH~A^1/2^/(2eI~DA~)^1/2^. Here, A is the device effective area. The calculated D^\*^ value showed a typical range of 1.4 × 10^6^ to 5.1 × 10^6^ Jones at V~DS~ = 0.1 V and V~G~ = 7 V. Furthermore, the external quantum efficiency, EQE is measure of the ratio of the number of carriers produced by the number of photons. The EQE can be converted from R~PH~ by employing EQE = R~PH~hc/λe, here h and c are Plank constant and speed of light, respectively. We observed approximately 0.1% of EQE at visible light range.

Discussion {#Sec3}
==========

We fabricated SnS~2~/hBN heterostructured devices and characterized the devices by electrical and optical measurements techniques. The interfacial behavior between the SnS~2~ and hBN layered crystal is discussed. The locally placed gate separated by an hBN insulating layer presented an efficient modulation of the channel conductance with a current on/off ratio of up to \~10^5^. The insertion of an ultra-flat dielectric layer allowed the device to exhibit SS values as low as 585 mV/decade. The detailed temperature-dependent electrical transport measurements led to the determination of eϕ~SB~ = 135 meV at the nickel/SnS~2~ interface. Moreover, we demonstrated the extrinsic type of the SnS~2~-based phototransistor with a wide range of light response and a high photoresponsivity of approximately 0.7 mA/W.

Methods {#Sec4}
=======

The bottom-gated SnS~2~ devices were fabricated on a thermally oxidized n^+^-type silicon substrate in which a 90-nm-thick SiO~2~ insulating layer offered electrical isolation from the back-gate, as well as optical detectability for the ultrathin nanosheet via optical contrast. The bottom electrode that served as both the optical indicator and the gate terminal of the transistor was pre-defined onto a silicon substrate by utilizing a standard photolithography process. We used SnS~2~ and hBN bulk solids obtained from the 2D semiconductor Inc. to generate nano-flakes using a Scotch-tape mechanical exfoliation method. We employed a technique developed in our previous work called "dry transfer," based on a polydimethylsiloxane framework, to transfer the desired hBN flake onto the pre-patterned gold bottom-gate^[@CR2],[@CR19],[@CR25]^. Subsequently, we deposited a piece of SnS~2~ on top of the hBN layer using the same technique. The SnS~2~ channel conductivity was monitored via metallization of the source/drain electrodes using a thermal evaporator system under a deposition rate of 5 Å/s to form a nickel/gold metal stack. An AFM (Park Systems, XE-100) operated under noncontact mode with a Nanosensor AR5-NCH tip was employed to characterize the topographic images of the devices. Raman signals were collected via commercially available confocal Raman spectroscopy (WiTec, alpha 300) with the excitation laser line of λ = 488 nm in ambient conditions.

The electrical transport properties of the SnS~2~/hBN devices were obtained with a semiconductor parameter analyzer (Hewlett Packard, 4156 A) in a vacuum cryostat (ASK, 700 K) under a pressure of 10^−3^ Torr. The photo-induced I--V measurements were conducted similarly under ambient conditions. To probe the photocurrent measurements, light wavelength λ spectra ranging from 300 to 1000 nm were generated by a system that consisted of a 300 W Xenon Arc lamp, a power supply (Newport, 69911), and an automated 1/8 m monochromator (Newport, 74004) with double grating. The excitation light intensity was recorded through a silicon photodiode detector (Newport, 918D-UV-OD3) mounted optical power meter (Newport, 1918-C). The collected power and irradiance data as function of photon wavelength is given in Fig. [S4(b)](#MOESM1){ref-type="media"}. During the photoresponse characterization, the device (active area, \~10^−7^ cm^2^) was illuminated by a monochromatic light guided by fused silica fiber optic bundle (Newport, 77577) with typical 3 mm in diameter uniform beam.
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